Abstract-In this paper, we study FPGA based pipelined and superscalar design of two variants of conjugate gradient methods for solving Laplacian equation on a discrete grid; the first version corresponds to the original conjugate gradient algorithm, and the second version corresponds to a slightly modified version of the same. In conjugate gradient method to solve partial differential equations, matrix vector operations are required in each iteration; these operations can be implemented as 5 point stencil operations on the grid without explicitely constructing the matrix. We show that a pipelined and superscalar design using high level synthesis written in C language leads to a significant reduction in latencies for both methods. When comparing these two, we show that the later has roughly two times lower latency than the former given the same degree of superscalarity. These reductions in latencies for the newer variant of CG is due to parallel implementations of stencil operation on subdomains of the grid, and dut to overlap of these stencil operations with dot product operations. In a superscalar design, domain needs to be partitioned, and boundary data needs to be copied, which requires padding. In 1D partition, the padding latency increases as the number of partitions increase. For a streaming data flow model, we propose a novel traversal of the grid for 2D domain decomposition that leads to 2 times reduction in latency cost involved with padding compared to 1D partitions. Our implementation is roughly 10 times faster than software implementation for linear system of dimension 10000 × 10000.
I. INTRODUCTION AND PREVIOUS WORK
In this paper, we show an efficient FPGA prototype implementation of conjugate gradient method [1] - [3] . Conjugate gradient method is an efficient iterative technique for solving systems of large, sparse linear equations of the form
where A ∈ R n×n is symmetric and positive definite, and b ∈ R n , the right hand side, are given, and x ∈ R n is the unknown to be determined. Such problems arise frequently in scientific computing, for example, when numerically solving partial differential equations, and in inexact newton methods for solving optimization problems, for example, in machine learning [4] .
Field Programmable Gate Arrays (or FPGA in short) are becoming increasingly popular due to certain advantages they offer over the more explored and commonly used processors. First of all, due to their reprogrammable nature, they can be used to develop hardware optimized algorithms before finally implementing them as application specific integrated circuits (ASICs). Secondly, they incur less energy consumption compared to general purpose processors. This the reason why many compute intensive tasks are being implemented as ASIC, an example being the tensor processing unit (TPU) by Google for data analytics (more specifically, to accelarate the inference phase of neural networks [5] ). Other advantages of FPGAs include explicit fine level control and negligible latency on data movement. In contrast, in shared memory architectures, there are significant latency costs (1000s of cycles) involved in transferring data from RAM to registers. Similarly, in distributed memory architectures, latency costs of inter process communications have significant impact on the scalability of applications.
Several FPGA implementations of CG have been proposed in the past. Given that the convergence of conjugate gradient method is sensitive to precision used, in [6] , a fractional number system is proposed. In [7] , a high performance architecture for CG, in which data blocking to partition large sparse matrices into square blocks, was proposed. This leads to a pipelined and high-throughput sparse matrix vector operation (SpMV) architecture without the need of zero padding for each row in matrices. The authors claim that their architecture can achieve a speedup of upto 9 times compared to a sequential implementation. However, their approach is suitable when the matrices are explicitely available and are stored in off-chip memory. In contrast, our implementation is for problems where matrix vector multiplication is equivalent to a stencil operation. Since, SpMV is a major operation in CG, various implementatons of this operation on FPGAs have been proposed in the past. For example, in [8] , a binary adder tree is implemented, whose outputs are fed into reduction tree that accumulates partial dot products. However, their design needs zero padding that tends to limit the performance. In [9] , Roldao and Constantinides proposed an FPGA implementation of CG suitable for solving series of small to medium size problems. But their design is for dense matrix systems: matrix vector multiplication with dense matrix can be seen as series of dot products, which can be implement using a dot product module (multiplier accumulator model) is used. They studied the trade-off between precision and iteration count of CG. In [10] the authors present an implementation of dot-product, using a hybrid floating-point and fixed-point number system, describing their acceleration on FPGAs. This paper shows that it is possible to achieve an overall speed of at least 5 times compared to the multi-cycle sequential designs. In [11] , instead of employing floating point operations, this paper focuses on dynamically scaled fixedpoint implementation of a preconditioned conjugate gradient method. This allows to attain a higher degree of parallelization. The proposed architecture continuously supplies data operands to a large number of computing units. The architecture was successfully employed for real-time haptic interaction. [12] implements a highly pipelined conjugate gradient method on FPGA. This paper uses Altera floating point module, which pipelines the typical stages of floating point operations.
In the papers described above, VHDL or verilog has been used to program FPGAs. In contrast, we use Xilinx Vivado HLS tool (v2017.2) which allows us to program in C and realize the software design on FPGA. By applying simple directives (analogous to OpenMP [13] pragmas on multicore machines) to the code, we can achieve similar performance as often achieved by HDL codes with much effort. To save on the memory/resource requirement, unlike in [7] , we don't assemble the matrix, rather we apply the stencil. Hence, our approach is suitable for solving those problems where SpMV corresponds to applying stencil on a grid. This is true for most linear systems arising from the numerical solution of PDE either via finite difference or finite element methods on structured grid. To achieve superscalarity, we apply a superscalar design of stencil operation on a domain decomposed grid. As has been found in recent literature, certain variants of CG are more amenable for particular hardware. For example, on distributed memory architecture, it is known that interprocessor communication is a major bottleneck in achieving higher scalability. Unlike SpMV that requires only neighbour to neighbour communication, several dot product operations in CG require all to one or so called global synchronization. In [14] , a variant of CG is proposed that reduces the global synchronization latency of dot product by overlapping the dot products with another dot product and a SpMV. In this paper, we show that compared to vanilla CG method that the papers cited above have implemented, the newer variants of the CG methods as proposed in [14] allow higher degree of superscalarity by preventing pipelining stalls.
To implement a superscalar design, we need to partition the domain. In literature, 1D partitioning is typically used. In an 1D partitioning, as the number of partitions increase, the number of points on the boundary increase proportionally compared to the number of points inside the boundary. This leads to degradation in scalability as the superscalarity factor increases for a given problem size, because more time is spent in padding the boundary data. To sove this problem, we propose a 2D partitioning of the grid. For streaming data, we propose a novel grid traversal strategy so that padding of boundary data for each subgrid happens in parallel. To achieve this, we propose the following idea: we first group the subgrids as quadruples in 2 × 2 configuration, and the padding of the streaming data starts from the middle corner. The whole grid is partitioned into such quadrapules.
The following are the main contribution of our paper:
7:
β = (r, r) / (r old , r old )
10:
r old = r 12: end for 1) Implementation of a newer variant of CG that allows more pipelining and superscalarity using streaming data.
Test results for fairly large grid sizes of 100×100, which corresponds to matrix dimensions of 10000×10000. Using streaming data allows solving such a large problem. 2) Proposal of a new technique for 2D domain decomposition of the computational grid on streaming data that demands minimal buffering during copying of boundary data to perform parallel stencil operations: A novel traversal of grid, and padding strategy is proposed that allows parallel padding for 2D decomposition of grid well-suited for streaming data as in this paper. 3) Illustration of high-level synthesis using the well-known C programming language, with suitable directives for achieving pipelining and superscalarity.
II. IMPLEMENTATION OF THE METHODS
We consider the problem of solving the Laplacian system
on a 2D unit square domain with zero Dirichlet boundary condition. To solve this problem numerically, we consider an n × n discrete grid. The derivatives at each of the grid points (i, j), 1 ≤ i, j ≤ n are approximated by the well known five point stencil [1] . Since, we are interested in solving large size problems, direct methods such as LU decomposition are not feasible due to large memory requirements and computational costs.
: z = n; q = w; p = r 8: x = x + α * p 9: r = r + α * s 10: w = w + α * z 11: for i = 2 to convergence do 12: γ old = γ new 13: γ new = (r, r) 14: δ new = (w, r) 
The conjugate gradient method as shown in Algorithm (1) is an iterative method of choice for such problems as it requires less memory; about 3 vectors of length n 2 . As shown in the Algorithm, the CG method consists of one SpMV in line 5, 3 dot products in line 6 and in line 9, there are 3 axpy operations (vector updates) in lines 7, 8, and 10, and two divisons in lines 6 and 9. In Figure 1a , we show a circuit flow diagram of standard CG. The operations z = Ap and r T old r old can be executed in parallel, and the vector updates r = r old − αz and x = x + αp can be executed in parallel.
A variant of Conjugate Gradient first proposed in [14] is shown in algorithm 2. We call it NewCG method throughout the paper. It consists of one SpMV in line 15, 2 dot products in lines 13 and 14, 6 axpy operations in lines 18-23, and 4 divisions in lines 16 and 17. In Figure 4a , we show a circuit flow diagram of NewCG. The operations γ new = (r, r), δ new = (w, r), and n = A * w can be exectued in parallel. The updates of vectors z, q, p, x, r, and w can be executed in parallel.
Since FPGAs have limited resources, we never construct the full matrix of the Laplacian, because, even when they are written in compact sparse matrix format [1] , it would require atleast five BRAMs to store the matrix entries. Moreover, since CG solver is used in a larger application, saving BRAM can be used for other necessary data for the problem under consideration. From the algorithms, we see that conjugate gradient methods essentially have 3 types of operations: SpMV, dot product, and axpy operation. Fig. 1b and Fig. 4b show full pipeline and superscalar structure of CG and NewCG respectively. The single boundary blocks indicate SpMV, double boundary blocks indicate dot products, and shaded blocks indicate axpy operations. The operations overlap in a similar way as shown in Fig. 1a and Fig. 4a . 2D Domain Decomposition: In order to parallelize the CG operations and obtain superscalarity, the computational grid is decomposed into blocks, namely quadruple blocks where each quadruple block consists of 2x2 sub-grids.
Random access of data elements from a vector is not feasible for a fully pipelined design as load and store operations on storage structures such as BRAMs are limited due to the limited number of ports. Hence, the input to each operation is a stream of data elements of each sub-grid. In the following subsections, we describe each of the above mentioned operations along with copying of boundary data.
A. Parallel copying of boundary data
For parallel implementation of stencil operation on each of the sub-grids, we need to copy boundary data from neighboring sub-grids. Since our input data is a streaming data, we propose to traverse the sub-grids from the intersection node of the 2 × 2 layout of sub-grids of the quadruple blocks. The traversal pattern is shown in Fig. 2 . The traversal in each sub-grid is in the direction of ascending order of numbers. Fig. 3 describes copying of boundary data. The copying of numbers is shown for ease of understanding. Since each sub-grid in the quadruple block are of the same size, the exchange of current boundary data happens 
B. Parallel Matrix Vector Multiplication implemented as Stencil operations
One SpMV operation is required in each iteration of CG. A parallel SpMV operation is achieved by applying local stencil operation on each sub-grid after copying the boundary data.
The independent streams of data on which the stencil needs to be applied are cached in line buffers of each sub-grid.
To perform one stencil operation, multiple data elements of the grid are required. In case of Laplacian system, we have a 5-point stencil which can be conveniently represented as a . Thus, we require a 3 × 3 window of data elements, which are spread across three rows of the grid, to perform a single stencil operation. A pipelined structure of the stencil operation can be designed with an architecture which consists of line buffers and a window buffer, as designed in [15] . The size of each line buffer is equal to the width of the grid and the size of the window buffer equals that of the stencil. The number of line buffers is equal to the height of the stencil. For example, in our case, we have 3 line buffers, each of size n and a 3 × 3 window buffer. The line buffers use dual port BRAMs, and the window buffer elements are stored in shift registers for parallel access. The code snippet in Listing 1 shows how a stencil operation is performed using line buffers. We use arbitrary precision fixed point type library provided by Xilinx, to represent data elements. We use AP RND and AP SAT rounding off and saturation modes provided by the library. We specify a fixed point type by <T,I>, where T and I denote total number of bits and number of integer bits allocated for the element respectively. For example, data elements in listing 34 have fixed point precision of <50,20> i.e each is allocated 50 bits in total, 20 bits for integral part and 30 bits for fractional parts. A new data element from the input stream is stored in the Fig. 3 : Copying boundary data across sub-grids in a quadruple block using buffers. Notice that copying not only happens intra-quadruple block but also inter-quadruple blocks. last line buffer, as shown in line 18 in Listing 1. When a new element enters a column of the last line buffer, the elements of the column are shifted by one block, upward, as shown in lines 14 to 16. The updated column of the line buffer is copied to the last column of the window buffer in the next clock cycle as shown in line 24. During the same cycle, elements of the window buffer are shifted by one block to the left, as shown in lines 21 to 23. In the next clock cycle, the stencil is applied on the window buffer elements (in Figure (5 ) . * indicates pointwise multiplication of the stencil matrix with the current window buffer elements). The above stages are pipelined as shown in line 11. In the Listing, the variable FACTOR denotes the degree of superscalarity. That is, these pipelined stages are parallelized to FACTOR degrees of superscalarity.
The stencil operation begins only when the window buffer is filled with real grid values. One stencil operation is done per clock cycle discounting the initial latency. Hence the latency of SpMV for a grid of size n×n is (n+2)×(n/FACTOR+2) + 4 (The offset 2 is due to the padding of the input stream around the boundary of the local domain). Figure 6 shows how the dot product operation is performed in a pipelined and superscalar design. FACTOR number of input streams r 1 to r F and w 1 to w F are fed to the dot product operation in parallel. The input streams are processed by a multiplier-adder tree, which has an initial latency of log 2 (FACTOR) + 2. Let a be the number of cycles for a multiplication operation, and b be the number of cycles for an addition operation, for a given fixed point precision. Then the total latency of the dot product block is a n FACTOR + b log 2 (FACTOR) + 2.
Let d be the number of DSPs required for a multiplication of given precision. The total number of DSPs used is FACTOR× d
2) AXPY Operation: Vector-Vector addition is implemented as shown in Figure 7 . Here FACTOR number of input streams A 1 to A F and B 1 to B F are fed to the AXPY operation in parallel. The initial latency is 1 clock cycle. The total latency is approximately given by
Number of DSPs used is FACTOR × d. Latency  16  1  716  360  16  2  462  232  16  4  336  179  32  1  2253  1177  32  2  1230  632  32  4  720  360  32  8  466  232  40  1  3405  1785  40  2  1806  944  40  4  802  524  40  8  610  314  40  16  314  204  100  8  2710  1424   TABLE I : Latency of a Single Iteration of CG and NewCG.
t y p e d e f a p f i x e d <50 , 2 0 , AP RND , AP SAT> d a t a t 2 d a t a t L i n e B u f f e r [FACTOR ] [ 3 ] [ n / FACTOR

III. NUMERICAL EXPERIMENTS
In Figures 8 and 9 , we compare the MATLAB implementations of CG and NewCG with the HLS implementations of CG and NewCG by plotting logarithmic values of relative residuals against the iteration number.
We find that the convergence curves of all four implemen-N FACTOR 1D Pad. Lat. 2D Pad. Lat .  16  1  562  -16  2  274  -16  4  130  105  32  1  2146  -32  2  1058  -32  4  514  329  32  8  242  185  40  1  3322  -40  2  1642  -40  4  803  489  40  8  382  269  40  16  171  149  100  8  2350  1409  100  16  1462  734   TABLE II : Padding latencies for 1D domain decomposition and 2D domain decomposition tations are very similar. These figures validate the correctnes our HLS implementations of CG algorithms. Note that, while MATLAB uses floating point precision, we use fixed point precision in HLS. The paper [16] explains why fixed point type is better than floating point type for obtaining better performance. In particular, floating point addition, being non associative, does not allow superscalarity, as operations are bound to happen sequentially. This issue is eliminated when fixed point type is used.
In Table I , we show how the latencies vary with degree of superscalarity for both the algorithms. With increase in FACTOR, latencies decrease significantly due to an increase in the amount of parallelism at each stage. We also compare the latency of a single iteration of CG with that of NewCG. A single iteration of CG is approximately twice the latency of NewCG, for all degrees of superscalarity and grid sizes. We find that the larger latency in CG, for a given grid size and FACTOR, is due to the greater number of dot product operations. From Figure 1a , we can see that the computation of β = (r T r)/(r T old r old ) is stalled by the dot product operation in r T r, which is not overlapped by any other operation that can hide the stalls. Also, CG has 2 AXPY operations whereas CHCG has 6 AXPY operations. However, this does not affect the latency of CHCG with respect to CG as 3 AXPY operations of the CHCG are performed in parallel in 2 sets as shown in Fig. 4a In Table II , we compare 1D domain decomposition latencies with 2D domain decomposition latencies during copying of boundary data across sub-grids of all quadruple blocks using the method proposed above. 2D decomposition is applicable only when FACTOR > 2. The padding latencies decrease with increase in FACTOR for a given N. It is evident from the table that latency when 2D decomposition is employed is much less than when 1D decomposition is employed. For larger N, the former performs approximately twice as good as the later performs.
Tables III and IV summarize the latencies and the resource utilization for different grid sizes and factors, when all iterations of CG and NewCG are synthesized and 2D domain decomposition is employed. We use square grid dimensions 16, 32, 40, and 100 corresponding to square matrix dimensions 256, 1024, 1600 and 10000 respectively. The trend in latencies for a given N accompanied by an increasing FACTOR, and for an increasing N, is explained by the previously observed trend in single iteration case. This is because the multi-iteration case is a multi-cycle design (finite state automata) of the single iteration case. Thus, the number of DSPs are independent of the number of iterations. Since each iteration is a pipelined design, the number of DSPs is indepenedent of N. Also, they are approximately proportional to FACTOR, as the number of operators are proportional to FACTOR. This is evident from the dot product and the vector addition block diagrams in Figures 6 and 7 From tables III and IV, it is also evident that the latency of NewCG is much less than the latency of CG. However, the decrease in latency is at the cost of greater resource utilization due to more number of parallel operations in NewCG.As number of operations in NewCG are greater than that in CG, DSP utilization is greater in NewCG than in CG.
In table V, we summarize the speedups of maximum FAC-TOR computed for a given N with respect to FACTOR 1, for both CG and NewCG algorithms. With increasing N, speedup increases for both algorithms. Furthermore, we notice that the speedup of NewCG is better than that of CG for a given N.
For a reference, we also compared with a software implementation of sequential version of CG in SPARSEKIT library [17] , we find that for 10000 × 10000 matrix size and for the same problem, our implementation of NewCG with superscalarity factor of 16 is roughly 15 times faster. 
IV. CONCLUSION
In this paper, we have implemented a new variant of the conjugate gradient method (CG) that was recently proposed for distributed memory architecture. We have found that the new variant helps in reducing pipeline stalls, compared to the standard conjugate gradient method, because it allows overlapping of dot product and stencil operations. To achieve superscalarity, we implemented 2D domain decomposition. For effective padding of boundary, we proposed a novel grid traversal strategy by organizing subgrids into quadruples, and doing grid traversal in such a way that padding is parallel, and leads to less latency compared to padding for 1D domain domain decomposition that is typically found in the literature.
We have shown that, given a superscalarity factor, new CG has approximately half the aggregate latency cost of standard CG, and roughly 15 times faster than software implementation of sequential CG. 
